

UNITED STATES PATENT APPLICATION

FOR

**BURIED POWER BUSS UTILIZED AS A SINKER FOR HIGH CURRENT,
HIGH POWER SEMICONDUCTOR DEVICES AND
A METHOD FOR PROVIDING THE SAME**

Inventor:

John Durbin Husher

Joseph A. Sawyer, Jr.
Sawyer Law Group LLP
2465 E. Bayshore Road, Suite 406
Palo Alto, California 94303

**BURIED POWER BUSS UTILIZED AS A SINKER FOR HIGH CURRENT,
HIGH POWER SEMICONDUCTOR DEVICES AND
A METHOD FOR PROVIDING THE SAME**

CROSS-RELATED APPLICATIONS

The present application is related to the following listed two applications: Serial No.

_____ (2193P), entitled "Buried Power Buss for High Current, High Power
Semiconductor Devices and A Method for Providing the Same;" and Serial No.

_____ (2209P), entitled "Buried Power Buss Utilized as a Ground Strap for High
Current, High Power Semiconductor Devices and A Method for Providing the Same"; assigned
to the assignee of the present application, and filed on the same date.

FIELD OF THE INVENTION

The present invention relates generally to high current, high power devices and more
particularly to providing a buried power buss for such devices.

BACKGROUND OF THE INVENTION

Presently there are significant efforts toward improving interconnect methods. The
purpose is to provide lower sheet resistance in order to reduce the R_{on} (on resistance) X
Area product of power integrated circuits and to lower the RC time constant of high
frequency, wide bandwidth, high pulse rate circuits. One direction has been the use of
copper Damascene because of the lower sheet resistivity of copper. For power circuits there
has not been much progress other than to thicken and widen the interconnects.

There is a great deal of work being done on the use of a damascene metal scheme,
whereby copper is used to provide a low resistance metal interconnect or power bus on a

semiconductor device. This approach is being used for high current, high power devices, as well as for high frequency devices to lower their interconnect sheet resistance. The damascene metal scheme has attributes which include the lowering of the resistance of the interconnects, but is solely an interconnect scheme and does not improve the performance of the individual devices. The damascene approach has several disadvantages that are described below.

Firstly, the damascene metal scheme is costly and utilizes copper in place of standard aluminum/silicon/cu interconnects. It is well known that copper is difficult to process. The damascene metal scheme requires specialized equipment for depositing, etching and maintaining the integrity of the interconnect. For example, corrosion easily occurs and requires special equipment and techniques to prevent corrosion which adds time and cost to the product (i.e., dry in, dry out etching is required). In addition this metal then needs to be thickened to lower the sheet resistance.

This is done by a plating process that is expensive. Chemical/ mechanical polishing (CMP) is required and is difficult since copper is prone to pitting and other defects, and fills the polishing pad. This scheme also requires that devices related to the CMP polishing be flat, which becomes increasingly difficult as more layers are added. All of these steps require a manufacturer to add equipment that is quite expensive and to develop new techniques using this equipment.

Accordingly, what is needed is a system and method for providing a power buss and interconnect method that overcomes the above-identified problems. The approach and method should be cost effective, easy to implement with existing equipment and processes and provide some technical advantages to devices within the semiconductor as well as

providing a low sheet resistance interconnect. The present invention addresses such a need and is referred to as the buried power buss approach.

SUMMARY OF THE INVENTION

5 A method and system for providing a sinker on a semiconductor device is disclosed. The method and system comprises providing a substrate region and providing a buried layer and an epitaxial (EPI) layer over the substrate region. The method and system further includes etching a plurality of device structures in the EPI layer and providing a slot in the semiconductor substrate that is in contact with the buried layer and the substrate region. The method and system finally includes oxidizing the slot except at the bottom of the slot and providing metal within the slot.

10 In a preferred embodiment, the interconnect consists of a combination of a buried power buss and interconnect layer that, when employed properly, provides the following advantages:

- 15 1. Slotted metal having an oxide jacket surrounding it, thus allowing the metal to be connected randomly while isolating itself from other circuit functions.
2. Low interconnect sheet resistance available per function performed.
3. Low $R_{on} \times \text{Area}$ for a given area, where R_{on} is the on resistance of a Bipolar Transistor, or an MOS transistor (when used in a CMOS or BiCMOS configuration).
4. Provides an oxide isolated ground strap that is an ideal short to ground.
- 20 5. Provides ground strap throughout the integrated circuit wherever isolation is required between components.
6. Provides a metalized sinker for connecting the collector of a BiPolar transistor to the buried layer, or a metalized drain for connecting the drain to the buried

layer of a CMOS device; thus ensuring the lowest collector or drain resistance.

7. Provides a metalized sinker and ground strap while eliminating the masking and long time, high temperature isolation diffusion that is in standard processing.

8. Provides a metalized sinker and ground strap while eliminating the masking and long time, high temperature sinker diffusion.

9. When the epitaxial layer is less than 6 microns thick it allows the buried layer masking to be eliminated.

10. Oxide isolation in place of junction isolation results in lower leakage and lower capacitance thus providing a method for improved performance of high frequency, low power devices.

11. Low interconnect sheet resistance that allows for reduced interconnect RC time constants and therefore faster operation.

12. Low interconnect sheet resistance for high current, high power operation of integrated circuits.

13. Significant improvement in heat transfer over standard or damascene methods of metalization and interconnect.

14. Reduced current density in critical parts of the operation of the integrated circuit over standard approaches and other approaches used at this time.

15. Improved electromigration by an order of magnitude due to the improvement in heat transfer and reduced current density.

16. Elimination of isolation and sinker processes in integrated circuits.

17. Significant reduction in the die size for a given function since the isolation and sinker are provided by the buried power buss which is oxide isolated; thus allowing the

isolation and sinker to move much closer to other active areas of Bipolar, MOS, DMOS, CMOS and passive components.

18. Significant reduction in de-biasing of emitter, collector, drain in high current applications due to the increase of cross section of metal through the use of this buried power buss. This results not only in a higher gain in these active circuit components, but also wider current range.

19. More gross die per wafer due to the reduction of die size and other savings. Since defect density is a function of area this approach results in less defects due to the reduction in the area of the die and higher yield. This combination of more die per wafer and lower yield loss results in more net die per wafer for a given function when using the buried power buss.

20. Due to improvement in de-biasing, the improvement in heat transfer, and the smaller die; the resulting die is viable in a smaller package and therefore opens up new markets.

21. All these functions and improvements are provided by a single masking process that provides the slots that are oxidized and metalized, while dropping process steps that are numerous, long in process time, and at high temperatures. This results in an integrated circuit process that is very low in Root Dt (square root of the diffusion constant times time). It is a proven fact that processes carried on at lower temperatures reduces the chance for defect introduction and propagation.

22. Due to the improved heat transfer, die using this approach are able to work at higher power dissipation before being limited by secondary breakdown.

23. Due to the thicker metal in the bonding pads there is increased protection

against ESD failures as well as providing an improved bonding reliability.

24. The power buss is able to supply thick low sheet resistance metal to both the emitter and collector on Bipolar power devices to prevent de-biasing and provide low Ron resistance of the power output transistor.

5

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a flow chart for providing an interconnect in accordance with the present invention.

Figure 2a illustrates a substrate region of a semiconductor device.

Figure 2b illustrates a buried layer and an epitaxial (EPI) layer being provided on top of the substrate region.

Figure 2c illustrates a plurality of structures etched into the EPI layer.

Figure 2d illustrates a plurality of slots provided down to the substrate between the structures.

Figure 2e illustrates the slots being oxidized.

Figure 2f illustrates metal provided into the slots to provide the power busses.

Figure 2g illustrates oxide being removed from the bottom of a typical slot where metal is to make contact to a grounded substrate or when the metalized slot is to make contact to the buried layer to replace the sinker process.

Figure 3 illustrates a typical oxidized slot with an aspect ratio of one.

Figure 4 illustrates a slot that is filled with metal, done with a CVD metal system that provides conformal coating.

Figure 4a illustrates a plurality of parallel slots in accordance with the present invention.

Figure 5 illustrates the first metal 202 after metal is sputtered into the slot 700 as well as on the surface of the wafer.

Figure 6 illustrates a resist coating the wafer over the first metal and resist is thicker in the slot.

5 Figure 7 shows the first metal after planarization etch which removes the resist and metal in the field, leaving resist still in the slots above the first metal. The resist is then stripped.

Figure 8 shows a second deposition of metal as deposited and resist coating the wafer over the second metal and in the field and over the two metal layers in the slots.

Figure 9 illustrates two metals and a dielectric deposition followed by contact opening and a third deposition of metal by sputter deposition completing the first metal which is made up of three depositions.

Figure 10 illustrates a second metal layer after dielectric deposition, via opening and second metal mask planarization and resist stripped.

Figure 11 illustrates an enlarged view of a typical ground strap in the slot to the substrate with oxide removed at the bottom of the slot; a typical sinker (collector/drain) metal in the slot to the buried layer with the oxide removed from the bottom of the slot; and a power buss with the oxide retained at the bottom of the slot. These views are with the three depositions of first metal.

20 Figure 12 illustrates a side view of the metal as shown between two adjacent "epitaxial islands" that are isolated by the ground strap.

DETAILED DESCRIPTION

The present invention relates generally to high current, high power devices and more

particularly to providing a buried power buss for such devices. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiment and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiment shown but is to be accorded the widest scope consistent with the principles and features described herein.

In a method and system accordance with the present invention, an interconnect is provided that has the attributes of being able to provide a thick metal buss while only having to deposit and etch much thinner metal for the interconnect masking. This is accomplished by providing slots, or trenches that are approximately as wide and deep as the thickness of metal one wants in the power carrying metal busses. The thickness comes from folding the metal in the slots when using a CVD deposition metal system, or by multiple, maskless metal depositions when using a conventional metal sputtering system.

Both of these methods of deposition result in metal that is at least double the thickness of the interconnect metal and in most cases is some integer of the interconnect thickness, while only having to etch a thinner metal for the interconnect metal that is outside of the slots. While this is an interconnect approach it provides many other advantages. This approach results in oxide isolation without added steps and allows one to drop the long junction isolation masking and diffusion process. While doing this it provides a direct, oxide isolated, metal strap to ground resulting in a lower resistance to ground than other approaches. This process drops the normal sinker masking and diffusion process while providing an improved sinker without any additional processing.

The method employs slot etching, slot oxidation, and metal deposition within those slots. The slot etching is introduced near the end of a standard process thereby requiring very little change to the standard process while providing numerous advantages. While specifically aimed at its use in high current applications, this approach results in a low sheet resistance metal interconnect approach that is an advantage for use in high frequency, low current applications. This interconnect approach results in a low RC time constant in the metal interconnect between outputs and inputs within the integrated circuit which is required for high speed. This approach also provides for low RC time constant metal interconnects between the output of a circuit and the load. The interconnect is preferably referred to as the buried power buss since it results in a significant portion of the first metal (which typically includes three layers of metal) being buried in the substrate prior to the interconnection masking of the third deposition of metal.

While an interconnect process in accordance with the present invention provides these major advantages for high power devices, its utilization is applicable for small high frequency devices providing low interconnect sheet resistance, a direct short to the substrate for grounding, and a low Ron (on resistance) for both low and high power devices. This approach is applicable to Bipolar, CMOS, BiCMOS, DMOS, and specific devices within these and other technologies.

In addition, the method and system in accordance with the present invention improves the operation of the individual elements within the integrated circuit. Unlike the damascene scheme which is solely an interconnect method, the interconnects are integrated into other structures in the device to improve the operation of the individual devices and reduce the die size as well as significantly lowering the interconnect sheet resistance.

Whereas the damascene method requires added equipment and processes that are very sensitive, as well as expensive, this interconnect approach requires no change in the normal flow of the process up to the interconnect process and requires no added new equipment. It is also easy to handle and to be qualified, since the metal process has proven reliability on integrated circuits over a long period of time.

In a preferred embodiment, the interconnect method occurs at the end of the processing of the active areas. This is true for BiPolar, CMOS, BiCMOS, BCD, Vertical DMOS, and Enhanced Drift Lateral DMOS. This is an advantage since it allows the standard processing to remain intact until the very end of the process.

Buried Power Buss with Accompanying Figures

For a more detailed description of the features of the present invention, refer now to the following description in conjunction with the accompanying figures. Figure 1 is a simple flow chart for providing a buried power buss or interconnect in accordance with the present invention.

First, a substrate region 20 (Figure 2a) is provided, via step 10. Next a buried layer is placed into the substrate at a plurality of locations and an epitaxial (EPI) layer 22 (Figure 2b) is provided, via step 12. Thereafter, a plurality of structures 24 (Figure 2c) are processed into the EPI layer 22 to provide the semiconductor device, via step 14. Next, a plurality of slots 24 are provided down to the substrate region 20 between structures 24 (Figure 2d), via step 16. Thereafter, the slots 26 are oxidized 27 (Figure 2e), via step 19. Finally, metal 28 is provided into the slots to provide the power busses (Figure 2f), via step 20.

These slots can also be utilized advantageously to provide a ground or a sinker. In

these embodiments the oxide is removed from the bottom of the slots that are going to be used for ground and sinker. Figure 2a illustrates oxide being removed from the bottom of a slot allowing the metal in the slot to make contact to a buried layer 29 to replace the sinker process.

5 The ground strap, with the oxide removed from the bottom of the ground slots, makes contact to the substrate. In some cases where good ohmic contact needs to be ensured, boron should be implanted into the ground slots so the metal hits this higher concentration layer. It is less important for the ground than for the sinker. The sinker slot should have N⁺ implanted into the bottom of the slot prior to oxide being removed to provide a good ohmic contact to the buried layer – unless the buried layer has a high surface concentration making this unnecessary.

10 Figure 3 illustrates a typical oxidized slot 100 with an aspect ration of “one” for the depth (d) and width (w). Accordingly, metal can fill the slot depth while obtaining the thickness that is desired for the interconnect metal deposition as supplied by standard processing for the interconnect metal – metal layer in this example.

Methods of Forming an Interconnect

15 In a preferred embodiment of the present invention, the slots are formed at the end of the semiconductor process and just prior to depositing metal. In this manner a conventional process can be used until the slots are provided. At this point the slots are etched through the dielectrics and into the epitaxial material to meet the outdiffusion of the buried layer for the collector or an up diffusion of a P (Boron) diffusion to make ground contacts. These slots are oxidized and for certain elements the oxide is removed from the bottom of the slots. There are

several methods that can be utilized for metal deposition and each of these methods will be discussed herein below.

CVD Metal Deposition

Figure 4 illustrates metal coverage 202 in a slot 200 utilizing CVD metal system to provide a conformed coating. The use of a CVD deposition system results in metal conforming to the shape of the slot. In this case metal is deposited, preferably 2.5 μm thick or the thickness that one is able to etch conveniently. The metal is 2.5 μm in the field and 5.0 μm in the slot due to the "folding" of the metal at a seam 203 in the slot as shown in Figure 4.

This provides an ideal 5 μm of metal while only having to etch 2.5 μm . This would be simple to insert in a conventional semiconductor process and immediately provides a huge advantage in that interconnect resistance is lowered, the electromigration levels would be significantly improved, and heat transfer would be significantly improved. These improvements are gained through the thickness and also because the metal is buried in silicon. Silicon has a heat transfer that is approximately 10 times better than SiO_2 (which surrounds standard methods of metal interconnect as well as damascene) and two or three orders of magnitude better than air which surrounds standard oxide covered interconnects and damascene with its low-K dielectric.

In addition, electromigration is improved by at least an order of magnitude due to not only the thickness, but also due to the heat transfer of the silicon in which it is embedded. As will be discussed later, the metal makes contact to the silicon in several areas of the device. In places where it is surrounded by oxide which is then surrounded by silicon, it is several orders of magnitude better than standard interconnects and damascene with their oxide to air transfer.

This improved heat transfer results in significant improvement in electromigration, junction breakdown, threshold control, and secondary breakdown as well as the low Ron of the product using this approach. Secondary breakdown is improved since the heating that causes secondary breakdown is reduced through improved heat transfer.

5 Another major advantage is that the first metal (consisting of two layers to fill the slots and a third layer to provide the interconnects) can carry the power, since it has robust metal busses. Therefore, the classical second metal may not be needed since in many cases second metal is used to carry the heavy current. As is well known, a second metal always increases the Ron of devices due to the added drop of the vias. With the buried power buss approach most of the added functions normally provided by a second metal are provided by the metal in the slots and the interconnect layer provided by the third deposition. Where standard metalization schemes use what is classically called the second metal to provide these functions, second metal may be eliminated. since second metal will no longer be used to carry the supply, ground, or other device high current. The metal is thick in the power buss approach because it is embedded in slots below the surface of the normal interconnect level.

10
15
20 This approach also provides a major advantage in application specific integrated circuits (ASICS), in that the circuits could receive their customizing as the very last layer of metal. The ASIC, for example, using this process can be carried completely through first metal, be tested for certain functions, have the second metal process employed and the wafers kept at a customized inventory position. In this manner, upon receiving an order for the ASIC, only this last metal needs to be patterned thus reducing the turn around time of the product. This is a major advantage. Only prime wafers that have passed wafer sort for parameters will be held in inventory thus limiting the exposure to the possibility that wafers pulled from inventory will fail

final test. In addition, where most ASICs have first metal that is 6000A to 8000A, this approach with its 5 μm of metal allows greater freedom in the selection of the customized layer that will follow.

Another significant advantage can be gained by adding a second slot or multiple slots parallel to the first as illustrated in Figure 4A, where preferably there is 3 μm of spacing between the slots 302 and 304. This will increase the interconnect width to 13 μm (two slots of 5 μm and 3 μm of space between the slots). This example provides a double slot with a cross section of 50 μm of metal to carry current while only taking up 13 μm on the surface and requiring etching only 2.5 μm of metal for the interconnect.

Standard Sputter Deposition for Buried Power Buss

While the method of depositing metal with CVD metal is quite straightforward, some companies do not have CVD metal. This means that standard sputtering equipment is to be used where additional processing is required. Sputter deposition provides some additional advantages over the CVD approach as will be discussed herein below.

Figure 5 illustrates the sputter deposition after the first metal 502 is provided into the slot 500. As is seen, field metal 502a occurs over the total wafer as well as in the slots. Also, the field metal 502a occurs due to the avalanching of the metal. Due to the large step during the standard sputter deposition, the field metal 502a breaks and leaves the metal somewhat avalanched. The field metal 502a adheres to the side of the slot above the 2.5 μm level due to metal dropping down from the ledge above. This leaves the field metal somewhat thinner at the edge marked 506 and may even break at this point. The breaking of the metal is expected using the buried power buss and is accommodated as follows. Improved flow into the slots is obtained

using heated deposition to increase the metal energy and resultant flow.

Figure 6 illustrates a resist 504 coating the wafer over the metal 502, wherein resist is thicker in the slot. The field metal 502 is removed using a maskless planarization operation.

Figure 7 illustrates the slot after the field metal is removed. Resist is deposited on the wafers resulting in the field metal being covered and the slots having addition resist due to the flow of the resist seeking the lower level. The wafers are then planarized by dry etching (can be wet dry) which removes the resist and metal in the field on about a one for one basis. This leaves the thicker resist in the slots remaining and the metal below it. Resist is then stripped.

Figure 8 illustrates a second deposition of metal 508, metal applied to the slot 500. The wafers are back sputtered "in situ" to clean the surface prior to sputter deposition of the metal 508. This second deposition of metal 508 receives the same planarizing and stripping of the resist as it was performed on the first deposition of metal 502.

Figure 9 illustrates three metals after sputter deposition of metal 512. In this case a dielectric 510 is applied to the wafers and covers all the elements prior to deposition of metal 512. Contacts are etched as is normally done prior to standard interconnect metal in the standard process. There are additional contacts to be opened in the slot positions to allow metal to make broad contact to the top of the second deposited metal, which is metal 508. In order to keep the process compatible with the standard process, multiple contacts of the same size as is normally used for the rest of the standard contacts are employed along the length of the metalized slots. This ensures a very low resistance multiple contacting between metal 508 and 512 in the buried slot positions.

The third metal 512 is sputter deposited over via 513 utilizing standard processing for interconnects. The thickness is the same or compatible with the standard metal processing and

etching. The third metal 512 forms the interconnect metal as well as being in parallel with first and second metal 502 and 508. This results in thick metal in the slot locations while maintaining a compatible thinner interconnect metal that is consistent with the standard metal process.

The metal thicknesses in this example are 7.5 μm of metal in the slot locations and 2.5 μm of metal interconnect and no issue with the edge of the slots. One now has 7.5 μm of metal in the slots and this is where the main current flow occurs. The only time that current is not flowing in the slots is when a branch of the third metal goes off to provide voltage and power to a low power sections of the circuit. This means that current flow in the 2.5 μm of metal branching out of the slots is much lower than in the slots.

The main current that is required is to provide power to the power output stage. In this case the buried power buss would go directly into the power node of the output stage and there would not be a branch off of the slot 500. Accordingly, the main power to the output stage is carried directly by 7.5 μm of metal in this example. This is also the case for the ground straps, the sinker, and special cases throughout the device. Another important consideration is that the slot thick metal is carried out to all the pads where the bonds will be made. This provides several major advantages that the standard processing does not provide. The thicker metal is easier to bond to. When using gold ball bonding, for example, the pressure and temperature of the bonding is determined to a great extent by the thickness of the metal to which it is bonding. The thicker the metal the lower the pressure and temperature of the bonding operation. This provides a reliable plus bonding since tertiary compounds can be formed by this bonding operation if the pressure and temperature is too high resulting in short life times before purple plague and related problems appear. Another advantage is that the input pads are less sensitive to ESD effects that result in damaged metal. In addition the special ESD protection circuits

would have an advantage with the thicker metal being utilized.

Oxidation to Shape the Edge

The edge of the slots are slightly rounded as a result of the oxidation that is done after the slots are formed. This oxidation results in rounding of the top edges of the slots due to the oxidation occurring at multiple angles at the edge of the slot. A mild etching to remove the oxide at the edge will result in rounding off the edge sufficient to provide a good entrance for the metal deposition into the slot to meet with the sloped metal already in the slot. This etching normally occurs after the planarization step and prior to stripping the resist left in the slots. If additional slope is required for a given product, this can be accommodated by stripping the slot oxide and re-oxidizing. This double oxidizing provides addition slope to the edges.

Figure 10 illustrates what is classically termed the second metal 516 in standard processing. After dielectric deposition, planarization, via opening and resist stripping, this second metal 516 is deposited over via 513. Where this metal makes contact to any of the slotted busses there will be four layers of metal for carrying heavy current or for dropping the interconnect sheet resistance for high frequency operations. If a classically termed third metal layer is needed to be 5000 – 8000 um thick to accommodate lower currents or accommodate the etching process, this can be done while maintaining the much thicker metal in the previous layers. To add to the flexibility of this approach, when an additional metal is needed this can be accommodated and allows significant customization using the first three deposited layers that are called the First metal followed by any number of layers. This results in a tremendous ability to carry large current without suffering electromigration or secondary breakdown effects. With the buried power slot approach there is little need for providing the additional metal layers.

Figure 11 illustrates an enlarged view of a typical ground strap 604 in a slot 600 to the substrate, a typical sinker 606 (collector/drain) metal in a slot to the buried layer, and a power buss 608 in the slot with the oxide retained at the bottom of the slot. These show applications where an up diffusion is used to make a ground contact and a buried layer is used to make the collector/drain contact from the sinker power buss to the buried layer for applications where the epitaxial layer is thicker than 6 microns. These illustrate how the first, second and third deposited metal layers make up a "first" metal. The third metal layer 612 makes the normal interconnections plus the contact to the metal layer. Only the third layer thickness is required to be etched for the interconnect metal, while the slots can typically have 3 - 10 times this metal thickness.

As is seen, the ground strap 604 has low resistance consisting of metal. This metal can be one of several that are commonly used in the standard approaches or the damascene approach. For very deep slots on the order of 15 to 20 microns deep other metals are used that can conform better to this depth of slot. For example, Tungsten could be utilized for this purpose. The ground strap 604 with the oxide "coat" surrounds an epitaxial tub to provide isolation by the oxide. The drain metal sinker 606 is coupled to the buried layer. The power buss 608 is coupled such that the third metal crosses ground from isolated epitaxial tub to adjacent isolated tub with the dielectric layer between the second deposition of metal and the interconnect layer where it passes over the Ground Slot.

A dielectric, previously discussed between the first two metal depositions and the third deposition is provided at these ground strap crossing to prevent the power buss going between tubs from shorting to ground. In this buried power buss approach these first three depositions of metal are referred to as "First Metal" since they provide the function of a normal first metal

where the interconnections are patterned. Any subsequent metalization provided with a dielectric between it and this first metal is referred to as "Second Metal".

Figure 12 shows a typical side view of the metal as shown between two adjacent "epitaxial islands" that are isolated by the ground strap. Where the metal 612 goes from one "island" to the next, the ground strap only contains metal layers 602 and 608 with the deposited dielectric between these metal layers and the metal layer 612. This crossing is the only place the ground strap has two layers of first metal, all other ground straps have the three layers of first metal.

Referring back to Figure 4a, a typical situation where more than one slot is used to carry the power bus or ground strap is shown. In these cases the slots are separated by approximately 3um. In the two slot example, twice the cross section of metal is available for carrying current. As is well known, any number of slots may be utilized for additional cross-section of metals.

Conclusion

A method and system for providing an interconnect on a semiconductor device is disclosed. This method, called the buried power buss results in lower interconnect sheet resistance versus standard approaches. The method provides additional capability since it results in oxide isolation in place of junction isolation and allows the long junction isolation process to be eliminated. Oxide isolation results in lower leakage and capacitance than the standard junction isolation. This approach results in the metal having an oxide jacket thus allowing metal to be connected while isolating itself from other circuit functions. The method provides a superior connection from the collector or drain of active devices to the buried layer thus allowing the standard sinker masking and diffusion process to be dropped; while providing a

lower Ron (on resistance). The method provides direct contact of the metal grounding to the substrate lowering the Ron of active devices and lowering ground noise. This grounded, oxide isolated buried power bus provides ground isolated epitaxial islands of active and passive elements that need to be circuit isolated from each other. All of these advantages come with reduced masking steps while eliminating long high temperature processes. If the epitaxial layer to be utilized is below a thickness of 6um this approach allows for the buried layer masking and diffusion to be dropped from the process providing an additional cost savings.

This method results in interconnect sheet resistance being reduced by a factor of approximately ten (10) compared to the present method utilized by most of the industry. Because of the low sheet resistance of the metal and other steps taken; this approach results in less de-biasing of high current carrying portions of the device, such as the output power device and thus results in higher gain at given voltages or currents. In Bipolar circuits it reduces the Emitter de-biasing that occurs at high current densities in the emitter. Likewise it provides an improved collector operation free from de-biasing.

Heat transfer is one to two orders of magnitude better than damascene and is three orders of magnitude better than what is experienced in methods currently in use. The buried power bus and related interconnect provides at least an order of magnitude better protection against electromigration compared to methods currently in use. The much thicker metal being carried out to the bonding pads results in improved bonding and higher reliability with less sensitivity to ESD effects. Additional benefits include higher current and power dissipation prior to secondary breakdown as compared to standard methods used in the industry. This effect comes about due to the large amount of metal buried throughout the device acting as a built in heat sink.

Since isolation diffusion and sinker are eliminated and isolation is provided by the oxide jacket around the buried power bus, the isolation and sinker can be moved closer to the active area without incurring leakage or breakdown issues. This results in less space being used for the die for a given performance and therefore results in a much smaller die. This results in less loss due to defect densities, which are a function of die area. This combination of smaller die and less losses due to the smaller size results in more gross die per wafer and much more net die per wafer. The smaller die allows products currently produced to be able to fit into smaller packages, thereby opening up new markets for a given function. Direct connection of ground to the silicon substrate as well as heavy metal being utilized throughout the die results in improved heat sinking and allows for the die to be placed in packages where components previously could not operate due to high thermal impedance. Since this approach results in oxide isolation being provided by oxide isolated metal ground straps, higher frequency of operation is realized due to reduced capacitance for a given function. All this capability comes by providing only one slot mask while eliminating several masks and long, high temperature processes.

This approach results in oxide isolation without added steps and allows one to drop the long junction isolation masking and diffusion process. This process drops the normal sinker masking and diffusion process while providing an improved sinker without any additional processing.

In double metal Bipolar devices the top metal is normally the thick metal to carry the power. In order to reduce de-biasing the emitter metal uses the thick second metal to carry the high current to help ensure all emitters light up equally. If the thick metal was also used for the collector it would be difficult to maintain a small critical dimension and an overall small device. This means the collector buss is relegated to a very thin metal of the first metal layer, since it is

very difficult to obtain thick first metal due to planarization issues. This means the collector first metal is made wide to reduce the overall resistance (part of "on" resistance). This results in an increase in size resulting in a larger device than one would want. Using the buried power buss approach, both the emitter and collector are provided thick low sheet resistance metal without taking up much area since the metal thickness is provided vertically through the buried power buss slots while maintaining tight critical dimensions.

While this interconnect process provides these major advantages for high power devices, its utilization is applicable for small high frequency devices providing low interconnect resistance, a direct short to the substrate for grounding, and a low R_{on} (on resistance). This results in a low RC time constant interconnect method. Present high frequency or high pulse rate circuits are being limited in their response due to the RC time constant of the interconnects. Using the buried power buss approach but with much smaller dimensions of slots and metal allows this approach to be completely compatible for use in these higher frequency or higher pulse rate circuits while reducing the RC time constant associated with the interconnects. In addition, as the complexity of these high frequency or high pulse rate circuits increases the amount of power also increases. The buried power buss approach provides improved heat transfer for these complex devices allowing for improved margin of operation or further increases in complexity. This approach is applicable to Bipolar, CMOS, BiCMOS, DMOS, and specific devices within these and other technologies.

Although the present invention has been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments and those variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without

departing from the spirit and scope of the appended claims.

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2